| 123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304 |
- ;/* Copyright (c) 2012 ARM LIMITED
- ;
- ; All rights reserved.
- ; Redistribution and use in source and binary forms, with or without
- ; modification, are permitted provided that the following conditions are met:
- ; - Redistributions of source code must retain the above copyright
- ; notice, this list of conditions and the following disclaimer.
- ; - Redistributions in binary form must reproduce the above copyright
- ; notice, this list of conditions and the following disclaimer in the
- ; documentation and/or other materials provided with the distribution.
- ; - Neither the name of ARM nor the names of its contributors may be used
- ; to endorse or promote products derived from this software without
- ; specific prior written permission.
- ; *
- ; THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
- ; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
- ; IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
- ; ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
- ; LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
- ; CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
- ; SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
- ; INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
- ; CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
- ; ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
- ; POSSIBILITY OF SUCH DAMAGE.
- ; ---------------------------------------------------------------------------*/
- ; The modules in this file are included in the libraries, and may be replaced
- ; by any user-defined modules that define the PUBLIC symbol _program_start or
- ; a user defined start symbol.
- ; To override the cstartup defined in the library, simply add your modified
- ; version to the workbench project.
- ;
- ; The vector table is normally located at address 0.
- ; When debugging in RAM, it can be located in RAM, aligned to at least 2^6.
- ; The name "__vector_table" has special meaning for C-SPY:
- ; it is where the SP start value is found, and the NVIC vector
- ; table register (VTOR) is initialized to this address if != 0.
- MODULE ?cstartup
- ;; Stack size default : Defined in *.icf (linker file). Can be modified inside EW.
- ;; Heap size default : Defined in *.icf (linker file). Can be modified inside EW.
- ;; Forward declaration of sections.
- SECTION CSTACK:DATA:NOROOT(3)
- SECTION .intvec:CODE:NOROOT(2)
- EXTERN __iar_program_start
- EXTERN SystemInit
- PUBLIC __vector_table
- PUBLIC __Vectors
- PUBLIC __Vectors_End
- PUBLIC __Vectors_Size
- DATA
- __vector_table
- DCD sfe(CSTACK)
- DCD Reset_Handler
- DCD NMI_Handler
- DCD HardFault_Handler
- DCD 0 ; Reserved
- DCD 0 ; Reserved
- DCD 0 ; Reserved
- DCD 0 ; Reserved
- DCD 0 ; Reserved
- DCD 0 ; Reserved
- DCD 0 ; Reserved
- DCD SVC_Handler
- DCD 0 ; Reserved
- DCD 0 ; Reserved
- DCD PendSV_Handler
- DCD SysTick_Handler
- ; External Interrupts
- DCD POWER_CLOCK_IRQHandler
- DCD RADIO_IRQHandler
- DCD UART0_IRQHandler
- DCD SPI0_TWI0_IRQHandler
- DCD SPI1_TWI1_IRQHandler
- DCD 0 ; Reserved
- DCD GPIOTE_IRQHandler
- DCD ADC_IRQHandler
- DCD TIMER0_IRQHandler
- DCD TIMER1_IRQHandler
- DCD TIMER2_IRQHandler
- DCD RTC0_IRQHandler
- DCD TEMP_IRQHandler
- DCD RNG_IRQHandler
- DCD ECB_IRQHandler
- DCD CCM_AAR_IRQHandler
- DCD WDT_IRQHandler
- DCD RTC1_IRQHandler
- DCD QDEC_IRQHandler
- DCD LPCOMP_IRQHandler
- DCD SWI0_IRQHandler
- DCD SWI1_IRQHandler
- DCD SWI2_IRQHandler
- DCD SWI3_IRQHandler
- DCD SWI4_IRQHandler
- DCD SWI5_IRQHandler
- DCD 0 ; Reserved
- DCD 0 ; Reserved
- DCD 0 ; Reserved
- DCD 0 ; Reserved
- DCD 0 ; Reserved
- DCD 0 ; Reserved
- __Vectors_End
- __Vectors EQU __vector_table
- __Vectors_Size EQU __Vectors_End - __Vectors
- NRF_POWER_RAMON_ADDRESS EQU 0x40000524 ; NRF_POWER->RAMON address
- NRF_POWER_RAMONB_ADDRESS EQU 0x40000554 ; NRF_POWER->RAMONB address
- NRF_POWER_RAMONx_RAMxON_ONMODE_Msk EQU 0x3 ; All RAM blocks on in onmode bit mask
- ; Default handlers.
- THUMB
- PUBWEAK Reset_Handler
- SECTION .text:CODE:REORDER(2)
- Reset_Handler
- MOVS R1, #NRF_POWER_RAMONx_RAMxON_ONMODE_Msk
-
- LDR R0, =NRF_POWER_RAMON_ADDRESS
- LDR R2, [R0]
- ORRS R2, R2, R1
- STR R2, [R0]
-
- LDR R0, =NRF_POWER_RAMONB_ADDRESS
- LDR R2, [R0]
- ORRS R2, R2, R1
- STR R2, [R0]
- LDR R0, =SystemInit
- BLX R0
- LDR R0, =__iar_program_start
- BX R0
- ; Dummy exception handlers
-
- PUBWEAK NMI_Handler
- SECTION .text:CODE:REORDER(1)
- NMI_Handler
- B .
- PUBWEAK HardFault_Handler
- SECTION .text:CODE:REORDER(1)
- HardFault_Handler
- B .
- PUBWEAK SVC_Handler
- SECTION .text:CODE:REORDER(1)
- SVC_Handler
- B .
- PUBWEAK PendSV_Handler
- SECTION .text:CODE:REORDER(1)
- PendSV_Handler
- B .
- PUBWEAK SysTick_Handler
- SECTION .text:CODE:REORDER(1)
- SysTick_Handler
- B .
- ; Dummy interrupt handlers
- PUBWEAK POWER_CLOCK_IRQHandler
- SECTION .text:CODE:REORDER(1)
- POWER_CLOCK_IRQHandler
- B .
- PUBWEAK RADIO_IRQHandler
- SECTION .text:CODE:REORDER(1)
- RADIO_IRQHandler
- B .
- PUBWEAK UART0_IRQHandler
- SECTION .text:CODE:REORDER(1)
- UART0_IRQHandler
- B .
- PUBWEAK SPI0_TWI0_IRQHandler
- SECTION .text:CODE:REORDER(1)
- SPI0_TWI0_IRQHandler
- B .
- PUBWEAK SPI1_TWI1_IRQHandler
- SECTION .text:CODE:REORDER(1)
- SPI1_TWI1_IRQHandler
- B .
- PUBWEAK GPIOTE_IRQHandler
- SECTION .text:CODE:REORDER(1)
- GPIOTE_IRQHandler
- B .
- PUBWEAK ADC_IRQHandler
- SECTION .text:CODE:REORDER(1)
- ADC_IRQHandler
- B .
- PUBWEAK TIMER0_IRQHandler
- SECTION .text:CODE:REORDER(1)
- TIMER0_IRQHandler
- B .
- PUBWEAK TIMER1_IRQHandler
- SECTION .text:CODE:REORDER(1)
- TIMER1_IRQHandler
- B .
- PUBWEAK TIMER2_IRQHandler
- SECTION .text:CODE:REORDER(1)
- TIMER2_IRQHandler
- B .
- PUBWEAK RTC0_IRQHandler
- SECTION .text:CODE:REORDER(1)
- RTC0_IRQHandler
- B .
- PUBWEAK TEMP_IRQHandler
- SECTION .text:CODE:REORDER(1)
- TEMP_IRQHandler
- B .
- PUBWEAK RNG_IRQHandler
- SECTION .text:CODE:REORDER(1)
- RNG_IRQHandler
- B .
- PUBWEAK ECB_IRQHandler
- SECTION .text:CODE:REORDER(1)
- ECB_IRQHandler
- B .
- PUBWEAK CCM_AAR_IRQHandler
- SECTION .text:CODE:REORDER(1)
- CCM_AAR_IRQHandler
- B .
- PUBWEAK WDT_IRQHandler
- SECTION .text:CODE:REORDER(1)
- WDT_IRQHandler
- B .
- PUBWEAK RTC1_IRQHandler
- SECTION .text:CODE:REORDER(1)
- RTC1_IRQHandler
- B .
- PUBWEAK QDEC_IRQHandler
- SECTION .text:CODE:REORDER(1)
- QDEC_IRQHandler
- B .
- PUBWEAK LPCOMP_IRQHandler
- SECTION .text:CODE:REORDER(1)
- LPCOMP_IRQHandler
- B .
- PUBWEAK SWI0_IRQHandler
- SECTION .text:CODE:REORDER(1)
- SWI0_IRQHandler
- B .
- PUBWEAK SWI1_IRQHandler
- SECTION .text:CODE:REORDER(1)
- SWI1_IRQHandler
- B .
- PUBWEAK SWI2_IRQHandler
- SECTION .text:CODE:REORDER(1)
- SWI2_IRQHandler
- B .
- PUBWEAK SWI3_IRQHandler
- SECTION .text:CODE:REORDER(1)
- SWI3_IRQHandler
- B .
- PUBWEAK SWI4_IRQHandler
- SECTION .text:CODE:REORDER(1)
- SWI4_IRQHandler
- B .
- PUBWEAK SWI5_IRQHandler
- SECTION .text:CODE:REORDER(1)
- SWI5_IRQHandler
- B .
- END
|