nrf_drv_pwm.c 10 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350
  1. /* Copyright (c) 2015 Nordic Semiconductor. All Rights Reserved.
  2. *
  3. * The information contained herein is property of Nordic Semiconductor ASA.
  4. * Terms and conditions of usage are described in detail in NORDIC
  5. * SEMICONDUCTOR STANDARD SOFTWARE LICENSE AGREEMENT.
  6. *
  7. * Licensees are granted free, non-transferable use of the information. NO
  8. * WARRANTY of ANY KIND is provided. This heading must NOT be removed from
  9. * the file.
  10. *
  11. */
  12. #include <string.h>
  13. #include "nrf_drv_pwm.h"
  14. #include "nrf_drv_common.h"
  15. #include "nrf_gpio.h"
  16. #include "app_util_platform.h"
  17. #if (PWM_COUNT == 0)
  18. #error "No PWM instances enabled in the driver configuration file."
  19. #endif
  20. // Control block - driver instance local data.
  21. typedef struct
  22. {
  23. nrf_drv_pwm_handler_t handler;
  24. nrf_drv_state_t volatile state;
  25. } pwm_control_block_t;
  26. static pwm_control_block_t m_cb[PWM_COUNT];
  27. static nrf_drv_pwm_config_t const m_default_config[PWM_COUNT] = {
  28. #if PWM0_ENABLED
  29. NRF_DRV_PWM_DEFAULT_CONFIG(0),
  30. #endif
  31. #if PWM1_ENABLED
  32. NRF_DRV_PWM_DEFAULT_CONFIG(1),
  33. #endif
  34. #if PWM2_ENABLED
  35. NRF_DRV_PWM_DEFAULT_CONFIG(2),
  36. #endif
  37. };
  38. static void configure_pins(nrf_drv_pwm_t const * const p_instance,
  39. nrf_drv_pwm_config_t const * p_config)
  40. {
  41. uint32_t out_pins[NRF_PWM_CHANNEL_COUNT];
  42. uint8_t i;
  43. for (i = 0; i < NRF_PWM_CHANNEL_COUNT; ++i)
  44. {
  45. uint8_t output_pin = p_config->output_pins[i];
  46. if (output_pin != NRF_DRV_PWM_PIN_NOT_USED)
  47. {
  48. bool inverted = output_pin & NRF_DRV_PWM_PIN_INVERTED;
  49. out_pins[i] = output_pin & ~NRF_DRV_PWM_PIN_INVERTED;
  50. if (inverted)
  51. {
  52. nrf_gpio_pin_set(out_pins[i]);
  53. }
  54. else
  55. {
  56. nrf_gpio_pin_clear(out_pins[i]);
  57. }
  58. nrf_gpio_cfg_output(out_pins[i]);
  59. }
  60. else
  61. {
  62. out_pins[i] = NRF_PWM_PIN_NOT_CONNECTED;
  63. }
  64. }
  65. nrf_pwm_pins_set(p_instance->p_registers, out_pins);
  66. }
  67. ret_code_t nrf_drv_pwm_init(nrf_drv_pwm_t const * const p_instance,
  68. nrf_drv_pwm_config_t const * p_config,
  69. nrf_drv_pwm_handler_t handler)
  70. {
  71. pwm_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
  72. if (p_cb->state != NRF_DRV_STATE_UNINITIALIZED)
  73. {
  74. return NRF_ERROR_INVALID_STATE;
  75. }
  76. if (p_config == NULL)
  77. {
  78. p_config = &m_default_config[p_instance->drv_inst_idx];
  79. }
  80. p_cb->handler = handler;
  81. configure_pins(p_instance, p_config);
  82. nrf_pwm_enable(p_instance->p_registers);
  83. nrf_pwm_configure(p_instance->p_registers,
  84. p_config->base_clock, p_config->count_mode, p_config->top_value);
  85. nrf_pwm_decoder_set(p_instance->p_registers,
  86. p_config->load_mode, p_config->step_mode);
  87. nrf_pwm_shorts_set(p_instance->p_registers, 0);
  88. nrf_pwm_int_set(p_instance->p_registers, 0);
  89. nrf_pwm_event_clear(p_instance->p_registers, NRF_PWM_EVENT_LOOPSDONE);
  90. nrf_pwm_event_clear(p_instance->p_registers, NRF_PWM_EVENT_SEQEND0);
  91. nrf_pwm_event_clear(p_instance->p_registers, NRF_PWM_EVENT_SEQEND1);
  92. nrf_pwm_event_clear(p_instance->p_registers, NRF_PWM_EVENT_STOPPED);
  93. if (p_cb->handler)
  94. {
  95. nrf_drv_common_irq_enable(nrf_drv_get_IRQn(p_instance->p_registers),
  96. p_config->irq_priority);
  97. }
  98. p_cb->state = NRF_DRV_STATE_INITIALIZED;
  99. return NRF_SUCCESS;
  100. }
  101. void nrf_drv_pwm_uninit(nrf_drv_pwm_t const * const p_instance)
  102. {
  103. pwm_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
  104. ASSERT(p_cb->state != NRF_DRV_STATE_UNINITIALIZED);
  105. nrf_drv_common_irq_disable(nrf_drv_get_IRQn(p_instance->p_registers));
  106. nrf_pwm_disable(p_instance->p_registers);
  107. p_cb->state = NRF_DRV_STATE_UNINITIALIZED;
  108. }
  109. static void start_playback(nrf_drv_pwm_t const * const p_instance,
  110. pwm_control_block_t * p_cb,
  111. uint8_t flags,
  112. nrf_pwm_task_t starting_task)
  113. {
  114. p_cb->state = NRF_DRV_STATE_POWERED_ON;
  115. if (p_cb->handler)
  116. {
  117. // The notification about finished playback is by default enabled, but
  118. // this can be suppressed. The notification that the peripheral has been
  119. // stopped is always enable.
  120. uint32_t int_mask = NRF_PWM_INT_LOOPSDONE_MASK |
  121. NRF_PWM_INT_STOPPED_MASK;
  122. if (flags & NRF_DRV_PWM_FLAG_SIGNAL_END_SEQ0)
  123. {
  124. int_mask |= NRF_PWM_INT_SEQEND0_MASK;
  125. }
  126. if (flags & NRF_DRV_PWM_FLAG_SIGNAL_END_SEQ1)
  127. {
  128. int_mask |= NRF_PWM_INT_SEQEND1_MASK;
  129. }
  130. if (flags & NRF_DRV_PWM_FLAG_NO_EVT_FINISHED)
  131. {
  132. int_mask &= ~NRF_PWM_INT_LOOPSDONE_MASK;
  133. }
  134. nrf_pwm_int_set(p_instance->p_registers, int_mask);
  135. }
  136. nrf_pwm_event_clear(p_instance->p_registers, NRF_PWM_EVENT_STOPPED);
  137. nrf_pwm_task_trigger(p_instance->p_registers, starting_task);
  138. }
  139. void nrf_drv_pwm_simple_playback(nrf_drv_pwm_t const * const p_instance,
  140. nrf_pwm_sequence_t const * p_sequence,
  141. uint16_t playback_count,
  142. uint32_t flags)
  143. {
  144. pwm_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
  145. ASSERT(p_cb->state != NRF_DRV_STATE_UNINITIALIZED);
  146. ASSERT(playback_count > 0);
  147. ASSERT(nrf_drv_is_in_RAM(p_sequence->values.p_raw));
  148. // To take advantage of the looping mechanism, we need to use both sequences
  149. // (single sequence can be played back only once).
  150. nrf_pwm_sequence_set(p_instance->p_registers, 0, p_sequence);
  151. nrf_pwm_sequence_set(p_instance->p_registers, 1, p_sequence);
  152. bool odd = (playback_count & 1);
  153. nrf_pwm_loop_set(p_instance->p_registers, playback_count/2 + (odd ? 1 : 0));
  154. uint32_t shorts_mask;
  155. if (flags & NRF_DRV_PWM_FLAG_STOP)
  156. {
  157. shorts_mask = NRF_PWM_SHORT_LOOPSDONE_STOP_MASK;
  158. }
  159. else if (flags & NRF_DRV_PWM_FLAG_LOOP)
  160. {
  161. shorts_mask = odd ? NRF_PWM_SHORT_LOOPSDONE_SEQSTART1_MASK
  162. : NRF_PWM_SHORT_LOOPSDONE_SEQSTART0_MASK;
  163. }
  164. else
  165. {
  166. shorts_mask = 0;
  167. }
  168. nrf_pwm_shorts_set(p_instance->p_registers, shorts_mask);
  169. start_playback(p_instance, p_cb, flags, odd ? NRF_PWM_TASK_SEQSTART1
  170. : NRF_PWM_TASK_SEQSTART0);
  171. }
  172. void nrf_drv_pwm_complex_playback(nrf_drv_pwm_t const * const p_instance,
  173. nrf_pwm_sequence_t const * p_sequence_0,
  174. nrf_pwm_sequence_t const * p_sequence_1,
  175. uint16_t playback_count,
  176. uint32_t flags)
  177. {
  178. pwm_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
  179. ASSERT(p_cb->state != NRF_DRV_STATE_UNINITIALIZED);
  180. ASSERT(playback_count > 0);
  181. ASSERT(nrf_drv_is_in_RAM(p_sequence_0->values.p_raw));
  182. ASSERT(nrf_drv_is_in_RAM(p_sequence_1->values.p_raw));
  183. nrf_pwm_sequence_set(p_instance->p_registers, 0, p_sequence_0);
  184. nrf_pwm_sequence_set(p_instance->p_registers, 1, p_sequence_1);
  185. nrf_pwm_loop_set(p_instance->p_registers, playback_count);
  186. uint32_t shorts_mask;
  187. if (flags & NRF_DRV_PWM_FLAG_STOP)
  188. {
  189. shorts_mask = NRF_PWM_SHORT_LOOPSDONE_STOP_MASK;
  190. }
  191. else if (flags & NRF_DRV_PWM_FLAG_LOOP)
  192. {
  193. shorts_mask = NRF_PWM_SHORT_LOOPSDONE_SEQSTART0_MASK;
  194. }
  195. else
  196. {
  197. shorts_mask = 0;
  198. }
  199. nrf_pwm_shorts_set(p_instance->p_registers, shorts_mask);
  200. start_playback(p_instance, p_cb, flags, NRF_PWM_TASK_SEQSTART0);
  201. }
  202. bool nrf_drv_pwm_stop(nrf_drv_pwm_t const * const p_instance,
  203. bool wait_until_stopped)
  204. {
  205. ASSERT(m_cb[p_instance->drv_inst_idx].state != NRF_DRV_STATE_UNINITIALIZED);
  206. if (nrf_drv_pwm_is_stopped(p_instance))
  207. {
  208. return true;
  209. }
  210. nrf_pwm_task_trigger(p_instance->p_registers, NRF_PWM_TASK_STOP);
  211. do {
  212. if (nrf_drv_pwm_is_stopped(p_instance))
  213. {
  214. return true;
  215. }
  216. } while (wait_until_stopped);
  217. return false;
  218. }
  219. bool nrf_drv_pwm_is_stopped(nrf_drv_pwm_t const * const p_instance)
  220. {
  221. pwm_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
  222. ASSERT(p_cb->state != NRF_DRV_STATE_UNINITIALIZED);
  223. // If the event handler is used (interrupts are enabled), the state will
  224. // be changed in interrupt handler when the STOPPED event occurs.
  225. if (p_cb->state != NRF_DRV_STATE_POWERED_ON)
  226. {
  227. return true;
  228. }
  229. // If interrupts are disabled, we must check the STOPPED event here.
  230. if (nrf_pwm_event_check(p_instance->p_registers, NRF_PWM_EVENT_STOPPED))
  231. {
  232. p_cb->state = NRF_DRV_STATE_INITIALIZED;
  233. return true;
  234. }
  235. return false;
  236. }
  237. static void irq_handler(NRF_PWM_Type * p_pwm, pwm_control_block_t * p_cb)
  238. {
  239. ASSERT(p_cb->handler);
  240. // The SEQEND0 and SEQEND1 events are only handled when the user asked for
  241. // it (by setting proper flags when starting the playback).
  242. if (nrf_pwm_int_enable_check(p_pwm, NRF_PWM_INT_SEQEND0_MASK) &&
  243. nrf_pwm_event_check(p_pwm, NRF_PWM_EVENT_SEQEND0))
  244. {
  245. nrf_pwm_event_clear(p_pwm, NRF_PWM_EVENT_SEQEND0);
  246. p_cb->handler(NRF_DRV_PWM_EVT_END_SEQ0);
  247. }
  248. if (nrf_pwm_int_enable_check(p_pwm, NRF_PWM_INT_SEQEND1_MASK) &&
  249. nrf_pwm_event_check(p_pwm, NRF_PWM_EVENT_SEQEND1))
  250. {
  251. nrf_pwm_event_clear(p_pwm, NRF_PWM_EVENT_SEQEND1);
  252. p_cb->handler(NRF_DRV_PWM_EVT_END_SEQ1);
  253. }
  254. // The LOOPSDONE event is handled by default, but this can be disabled.
  255. if (nrf_pwm_int_enable_check(p_pwm, NRF_PWM_INT_LOOPSDONE_MASK) &&
  256. nrf_pwm_event_check(p_pwm, NRF_PWM_EVENT_LOOPSDONE))
  257. {
  258. nrf_pwm_event_clear(p_pwm, NRF_PWM_EVENT_LOOPSDONE);
  259. p_cb->handler(NRF_DRV_PWM_EVT_FINISHED);
  260. }
  261. if (nrf_pwm_event_check(p_pwm, NRF_PWM_EVENT_STOPPED))
  262. {
  263. nrf_pwm_event_clear(p_pwm, NRF_PWM_EVENT_STOPPED);
  264. p_cb->state = NRF_DRV_STATE_INITIALIZED;
  265. p_cb->handler(NRF_DRV_PWM_EVT_STOPPED);
  266. }
  267. }
  268. #if PWM0_ENABLED
  269. void PWM0_IRQHandler(void)
  270. {
  271. irq_handler(NRF_PWM0, &m_cb[PWM0_INSTANCE_INDEX]);
  272. }
  273. #endif
  274. #if PWM1_ENABLED
  275. void PWM1_IRQHandler(void)
  276. {
  277. irq_handler(NRF_PWM1, &m_cb[PWM1_INSTANCE_INDEX]);
  278. }
  279. #endif
  280. #if PWM2_ENABLED
  281. void PWM2_IRQHandler(void)
  282. {
  283. irq_handler(NRF_PWM2, &m_cb[PWM2_INSTANCE_INDEX]);
  284. }
  285. #endif